RCC_TypeDef Struct Reference
[Peripheral_registers_structures]

Reset and Clock Control. More...

#include <stm32f10x.h>

Data Fields

__IO uint32_t AHBENR
__IO uint32_t APB1ENR
__IO uint32_t APB1RSTR
__IO uint32_t APB2ENR
__IO uint32_t APB2RSTR
__IO uint32_t BDCR
__IO uint32_t CFGR
__IO uint32_t CIR
__IO uint32_t CR
__IO uint32_t CSR

Detailed Description

Reset and Clock Control.

Definition at line 1059 of file stm32f10x.h.


Field Documentation

__IO uint32_t RCC_TypeDef::AHBENR

Definition at line 1066 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::APB1ENR

Definition at line 1068 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::APB1RSTR

Definition at line 1065 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::APB2ENR

Definition at line 1067 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::APB2RSTR

Definition at line 1064 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::BDCR

Definition at line 1069 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::CFGR

Definition at line 1062 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::CIR

Definition at line 1063 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::CR

Definition at line 1061 of file stm32f10x.h.

__IO uint32_t RCC_TypeDef::CSR

Definition at line 1070 of file stm32f10x.h.


The documentation for this struct was generated from the following file:
STM32F10x Standard Peripherals Library: Footer

 

 

 

      For complete documentation on STM32(CORTEX M3) 32-bit Microcontrollers platform visit  www.st.com/STM32